

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria. Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/749,982	12/30/2003	Kei-Kang Hung	JLINP093.D1V3	9700	
25920	7590 07/14/2004		EXAMINER		
MARTINE & PENILLA, LLP			NADAV, ORI		
710 LAKEWA SUITE 170	710 LAKEWAY DRIVE SUITE 170		ART UNIT	PAPER NUMBER	
	SUNNYVALE, CA 94085			2811	

DATE MAILED: 07/14/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
	10/749,982	HUNG ET AL.			
Office Action Summary	Examiner	Art Unit			
South Control of the	ori nadav	2811			
The MAILING DATE of this communication appeared for Reply	ears on the cover sheet with the c	orrespondence address			
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply If NO period for reply is specified above, the maximum statutory period we Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	i6(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) days ill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONEI	nely filed s will be considered timely. the mailing date of this communication. O (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed on 30 De	ecember 2003.				
2a) ☐ This action is FINAL . 2b) ☑ This	action is non-final.	per en la			
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	53 O.G. 213.			
Disposition of Claims					
4) ⊠ Claim(s) <u>1-4</u> is/are pending in the application. 4a) Of the above claim(s) is/are withdraw 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) <u>1-4</u> is/are rejected. 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction and/or					
Application Papers					
9) The specification is objected to by the Examiner 10) The drawing(s) filed on <u>03 December 2003</u> is/ar Applicant may not request that any objection to the o Replacement drawing sheet(s) including the correction 11) The oath or declaration is objected to by the Examiner	re: a) accepted or b) object drawing(s) be held in abeyance. See on is required if the drawing(s) is obj	e 37 CFR 1.85(a). lected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the prior application from the International Bureau * See the attached detailed Office action for a list of	s have been received. s have been received in Applicati ity documents have been receive ı (PCT Rule 17.2(a)).	on No			
Attachment(s)	,, 	(270, 440)			
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date J.S. Patent and Trademark Office	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:				
A.O. Falcin, ally Travellian Cinice					

Application/Control Number: 10/749,982

Art Unit: 2811

DETAILED ACTION

Specification

The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

Drawings

The formal drawings filed on 12/30/2003 are acceptable.

Information Disclosure Statement

If applicant is aware of any relevant prior art, he/she requested to cite it on form PTO-1449 in accordance with the guidelines set forth in M.P.E.P. 609.

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 1-4 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. The claimed limitations of a channel length of each of said MOS transistors in said second MOS transistor array is greater than that of each of said MOS transistors in said first MOS transistor array, as recited in claim 1, are unclear as to what is meant by the term "greater".

Application/Control Number: 10/749,982

Art Unit: 2811

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1 and 3-4, insofar as in compliance with 35 U.S.C. 112, are rejected under 35 U.S.C. 103(a) as being unpatentable over Takahashi et al. (6,445,215) or Wollesen (5,828,110) in view of Ker et al. (5,852,315).

Takahashi et al. teach in figure 1 and related text a semiconductor device with ESD protective combination comprising

a first MOS transistor array M23, M24 (p-MOS) formed in a region and having a plurality of MOS transistors;

a second MOS transistor array M21, M22 (n-MOS) formed in a region and having a plurality of MOS transistors, wherein a channel length of each of said MOS transistors in said second MOS transistor array is greater than that of each of said MOS transistors in said first MOS transistor array (column 2, lines 37-42).

Takahashi et al. do not teach first and second MOS transistor arrays surrounded by first and second guard rings, respectively.

Wollesen teach in figure 11 and related text a semiconductor device with ESD protective combination comprising

a first guard ring 114;

Application/Control Number: 10/749,982

Art Unit: 2811

a first MOS transistor array 110 formed in a region surrounded by said first guard ring;

a second guard ring 102 adjacent to said first guard ring; and a second MOS transistor array 100 formed in a region surrounded by said second guard ring, wherein a channel length (the area under the gate electrode) of each of said MOS transistors in said second MOS transistor array is greater than that of each of said MOS transistors in said first MOS transistor array (as depicted in figure 11). Wollesen does not teach a plurality of MOS transistors.

Ker et al. teach in figure 8 and related text first (p-MOS) and second (n-MOS) MOS transistor arrays comprising a plurality of MOS transistors and surrounded by first and second guard rings, respectively. It would have been obvious to a person of ordinary skill in the art at the time the invention was made to surround Takahashi et al.'s p-MOS and n-MOS transistors with first and second guard rings, and to form Wollesen's n-MOS and p-MOS transistors as a plurality of MOS transistors, as taught by Ker et al., in order to improve the device characteristics by providing better protection for the device, and in order to use the device in a practical application which requires plurality of transistors, respectively.

Regarding claims 3-4, Takahashi et al. and Wollesen teach gates of said MOS transistors in said first MOS transistor array are electrically connected to each other, and gates of said MOS transistors in said second MOS transistor array are electrically

transistor array are grounded.

connected to each other, wherein gates of said MOS transistors in said first MOS transistor array are grounded, and gates of said MOS transistors in said second MOS

Claim 2, insofar as in compliance with 35 U.S.C. 112, are rejected under 35 U.S.C. 103(a) as being unpatentable over Takahashi et al., Wollesen and Ker et al., as applied to claim 1 above, and further in view of Applicant Admitted Prior Art (AAPA). Takahashi et al., Wollesen and Ker et al. teach substantially the entire claimed structure, as applied to claim 1 above, except first and second isolation portions formed between said first guard ring and said first MOS transistor array, and between said second guard ring and said second MOS transistor array, respectively.

AAPA teaches in figure 1A an isolation portion formed between the guard ring 11 and the MOS transistor array. It would have been obvious to a person of ordinary skill in the art at the time the invention was made to form first and second isolation portions between said first guard ring and said first MOS transistor array, and between said second guard ring and said second MOS transistor array, respectively, in the devices of Takahashi et al., Wollesen and Ker et al., in order to improve the device characteristics by providing better protection for the device.

Art Unit: 2811

Papers related to this application may be submitted to Technology center (TC) 2800 by facsimile transmission. Papers should be faxed to TC 2800 via the TC 2800 Fax center located in Crystal Plaza 4, room 4-C23. The faxing of such papers must conform with the notice published in the Official Gazette, 1096 OG 30 (November 15, 1989). The Group 2811 Fax Center number is (703) 308-7722 and 308-7724. The Group 2811 Fax Center is to be used only for papers related to Group 2811 applications.

Any inquiry concerning this communication or any earlier communication from the Examiner should be directed to *Examiner Nadav* whose telephone number is **(571) 272-1660**. The Examiner is in the Office generally between the hours of 7 AM to 4 PM (Eastern Standard Time) Monday through Friday.

Any inquiry of a general nature or relating to the status of this application should be directed to the **Technology Center Receptionists** whose telephone number is **308-0956**

O.N. 7/9/04 ORI NADAV
PATENT EXAMINER
TECHNOLOGY CENTER 2800

M. Nas